



# ***Intel<sup>®</sup> 31154 133 MHz Bridge***

## **Design Checklist**

---

***February 2004***



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® 31154 133 MHz Bridge may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Centrino, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Pentium 4, Performance at Your Command, RemoteExpress, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside, The Journey Inside, TokenExpress, VoiceBrick, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2004, Intel Corporation



# Contents

---

1.0 Introduction ..... 5

2.0 Implementation Notes ..... 6

3.0 Checklists ..... 7

## Tables

1 Bypass Capacitor Recommendations ..... 6

2 Signals Connection Checklist ..... 7

3 Design Checklist ..... 17

## *Revision History*

---

Date	Revision	Description
February 2004	001	Initial release

## 1.0 Introduction

This document highlights design considerations you must review prior to manufacturing an adapter card or motherboard that implements the Intel<sup>®</sup> 31154 133 MHz Bridge (hereafter “31154” or “31154 Bridge”).

The checklists address important connections to the 31154 Bridge and any critical supporting circuitry. However, the checklists are only for reference; for complete design instructions, refer to the *Intel<sup>®</sup> 31154 133 MHz Bridge Design Guide* (278944). These checklists are not necessarily complete and do not guarantee proper function of a design.

## 2.0 Implementation Notes

The following notes are referenced in the checklists in [Section 3.0](#).

Use the recommended values given here unless specified otherwise in the *Intel® 31154 133 MHz Bridge Design Guide* (278944).

**Note 1** The recommended value for pull-up resistors for PCI applications is 5.6 K $\Omega$  (note that the minimum value for PCI 3.3 V signaling  $R_{MIN} = 2.42\text{ K}\Omega$ ,  $R_{TYP} = 8.2\text{ K}\Omega$ , as per the *PCI Local Bus Specification*, revision 2.3, section 4.3.3).

**Note 2** The recommended value for pull-up resistors for PCI-X applications is 8.2 K $\Omega$ . For PCI-X the minimum pull-up resistor value is 5 K $\Omega$ , as per the *PCI-X Addendum to the PCI Local Bus Specification*, revision 1.0b, section 9.7.

**Note 3** For plug-in card implementations, the pull-up must be on the motherboard.

**Note 4** Connect PVIO and SVIO pull-up resistors to 5 V or 3.3 V power supply through an external resistor—25  $\Omega$  (5 V) or 0  $\Omega$  (3.3 V), depending on the signaling level of the Primary/Secondary PCI Bus. Refer to the power-sequencing guidelines in Section 6.2 of the *Intel® 31154 133 MHz Bridge Design Guide* (278944).

**Note 5** Bypass capacitor recommendations are given in [Table 1](#). Please also note the following:

1. Polymerized organic capacitors are recommended for bulk.
2. X5R, X7R, or COG are recommended for ceramics.
3. Place all capacitors as close to associated pins as possible to minimize inductance.

**Table 1. Bypass Capacitor Recommendations**

Voltage Plane	Pins	Package	C(uf)	Quantity	Comments
3.3 V	VCC33	1210	22	3	
3.3 V	VCC33	603	0.1	12	
3.3 V	VCC33	7343	150	1	
3.3/5.0 V	P_VIO, S_VIO	1210	22	1	See note (1) below
3.3/5.0 V	P_VIO, S_VIO	603	0.1	4	See note (1) below
1.3 V	VCC	1210	22	3	
		603	0.1	12	
1.5 V	VCCA	—	—	—	Filter as described in the <i>Intel® 31154 133 MHz Bridge Datasheet</i> (order number 278821).

1. Separate capacitor required only when P\_VIO and S\_VIO are **not** connected to VCC33.

## 3.0 Checklists

This section contains two checklists:

- [Table 2, “Signals Connection Checklist” on page 7](#)
- [Table 3, “Design Checklist” on page 17](#)

**Table 2. Signals Connection Checklist (Sheet 1 of 11)**

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
PCI Reset					
E22	P_RST#	Connect to bus RST# signal on primary PCI bus.			
U23	S_RST#	Connect directly to the RST# input pin of all the secondary PCI devices.			
Primary PCI Bus Signals					
B13, C13, B14, C15, A19, B16, C16, A20, B17, C17, C19, D18, F22, F20, G22, B20, G21, H22, H21, J22, J21, K22, D23, K21, E23, K20, G23, L22, L21, M22, M21, J23	P_AD[31:0]	Connect to the primary PCI bus AD[31:0] lines.			
L1, J1, J2, H1, G1, J3, E1, H2, H3, G3, F2, B1, F3, E3, F4, D2, C2, B5, B6, D6, B7, C7, B3, B8, A3, B9, C9, B10, A4, C10, D10, B11	P_AD[63:32]	For 64-bit primary PCI Bus: <ul style="list-style-type: none"><li>• Connect to the primary PCI bus AD[63:32].</li></ul> For 32-bit primary PCI Bus: <ul style="list-style-type: none"><li>• Pull up through individual external resistors.</li></ul>	See <a href="#">Note 2</a> and <a href="#">Note 3</a> in <a href="#">Section 2.0, “Implementation Notes” on page 6.</a>		
A13, B18, D14, A15	P_CBE[3:0]#	Connect to the primary PCI bus CBE[3:0]#.			

Table 2. Signals Connection Checklist (Sheet 2 of 11)

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
A5, C11, B12, A7	P_CBE[7:4]#	For 64-bit primary PCI Bus: • Connect to the primary PCI bus CBE[7:4]#. For 32-bit primary PCI Bus: • Pull up through individual external resistors.	• See Note 2 and Note 3 in Section 2.0, "Implementation Notes" on page 6.		
A17	P_FRAME#	Connect to the primary PCI bus FRAME#.			
D21	P_DEVSEL#	Connect to the primary PCI bus DEVSEL#.			
A16	P_IRDY#	Connect to the primary PCI bus IRDY#.			
B15	P_TRDY#	Connect to the primary PCI bus TRDY#.			
C4	P_STOP#	Connect to the primary PCI bus STOP#.			
C20	P_GNT#	Connect to one of the primary PCI bus PCI bus grant signals.			
B19	P_IDSEL#	Connect to one of the primary PCI bus AD lines or the IDSEL# signal of the PCI Add-in card finger (A26).	• See Section 4.3 of the Intel® 31154 133 MHz Bridge Design Guide.		
H5	P_M66EN	Connect to the primary PCI bus M66EN signal of the PCI Add-in card finger (B49).			
C18	P_PAR	Connect to the primary PCI bus PAR.			
A9	P_PAR64	Connect to the primary PCI bus PAR64.			
C8	P_PERR#	Connect to the primary PCI bus PERR#.			
B21	P_REQ#	Connect to one of the primary PCI bus PCI bus request signals.			
C12	P_REQ64#	Connect to the primary PCI bus REQ64#.			
B4	P_SERR#	Connect to the primary PCI bus SERR#.			
PCI Bus Interface Clocks					
E21	P_CLK	Connect to the PCI clock on the primary PCI bus.			
P18	S_BRGCLKO	• When the 31154 internal clock is used, connect to S_CLKI through a 33.2 $\Omega$ series resistor. • When an external clock is used, NC for this pin.	• All S_CLKO[8:0] and S_BRGCLKO must match in length.		



Table 2. Signals Connection Checklist (Sheet 3 of 11)

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
J18, K18, J19, K19, M19, L19, N19, P19, R19	S_CLKO[8:0]	<ul style="list-style-type: none"> <li>When the 31154 internal clock is used, connect to the secondary PCI devices' PCI clock input through a 33.2 <math>\Omega</math> series resistor.</li> <li>Each clock can be connected to only one PCI device.</li> </ul> <p><b>Note:</b> These clocks can be disabled by strapping the S_CLKOEN[3:0] during reset.</p>	<ul style="list-style-type: none"> <li>All S_CLKO[8:0] and S_BRGCKLO must match in length.</li> <li>When a mix of on-board PCI devices and PCI slots is in the design, the 2.5-inch trace length from connector to PCI device on a PCI add-in card must be taken into consideration when determining the matching length.</li> <li>For asynchronous mode there is no maximum skew between P_CLK and S_CLKI.</li> </ul>		
AB23	S_CLKI	<ul style="list-style-type: none"> <li>When the 31154 internal clock is used, connect to S_BRGCKLO.</li> <li>When an external clock is used, connect to the external clock source.</li> </ul>	<ul style="list-style-type: none"> <li>When using an internal clock, refer to <a href="#">S_BRGCKLO</a>.</li> <li>When using an external clock source, all secondary clocks must have matching length.</li> <li>When PCI slots are in the design, S_BRGCKLO must be 3 inches longer to compensate for the 2.5-inch trace length from the connector to PCI device on a PCI add-in card.</li> </ul>		
W3	S_CLKSTABLE	<ul style="list-style-type: none"> <li>When the 31154 internal clock is used, tie high to 3.3 V through external 8.2 K<math>\Omega</math> resistor.</li> <li>When an external clock source is used, connect to logic that outputs high after the secondary clocks are stable.</li> </ul>			
U19	S_GCKLOEN	<ul style="list-style-type: none"> <li>When the 31154 internal clock is used, pull up to 3.3 V through external 8.2 K<math>\Omega</math> resistor.</li> <li>When an external clock source is used, tie to GND through 330 <math>\Omega</math> external resistor. All secondary clock outputs (S_CLKO[8:0] and S_BRGCKLO) asynchronously tristate.</li> </ul>	<ul style="list-style-type: none"> <li>When an external clock source is used, tie S_CLKOEN[3:0] to any stable value. Refer to <a href="#">S_CLKOEN[3:0]</a>.</li> </ul>		

Table 2. Signals Connection Checklist (Sheet 4 of 11)

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
G2, E2, D1, C6	S_CLKOEN[3:0]	<p>These are strapping pins to enable or tristate S_CLKO[8:0] after reset.</p> <ul style="list-style-type: none"> <li>To enable all S_CLKO[8:0] pins, pull all S_CLKOEN[3:0] pins to 3.3 V through an external 8.2 KΩ resistor.</li> <li>To selectively disable some of the S_CLKO[8:0] pins, refer to the 31154 Control Register 2, bit[8:0].</li> </ul>	<ul style="list-style-type: none"> <li>This strapping is meaningful only when S_GCLKOEN is pulled high.</li> <li>When external clocks are used, tie S_GCLKOEN low and tie S_CLKOEN[3:0] to any stable value (0000b for example).</li> </ul>		
<b>Hot Swap</b>					
E9	HS_ENUM#	<p><b>For hotswap:</b> Connect to the interrupt input pin to the host.</p> <p><b>Not using hotswap:</b> NC. There is a weak internal pull-up.</p>			
E8	HS_LSTAT	<p><b>For hotswap:</b> Connect to cPCI ejector switch.</p> <p><b>Not using hotswap:</b> Tied low to GND.</p>			
E7	HS_LED_OUT	<p><b>For hotswap:</b> Connect to cPCI blue LED.</p> <p><b>Not using hotswap:</b> NC</p>			
G5	HS_SM	<p><b>For hotswap:</b> Depending on application:</p> <ul style="list-style-type: none"> <li>0 = The 31154 retries any Type 0 Configuration cycles addressed to it until serial ROM preload has completed. <b>(Default)</b></li> <li>1 = The 31154 ignores (causes master abort) any Type 0 configuration cycles addressed to it until its serial ROM preload has completed.</li> </ul> <p><b>Not using hotswap:</b> Tied low to GND.</p>	<ul style="list-style-type: none"> <li>0 = Tie low to GND.</li> <li>1 = Pull up to 3.3 V through an external 8.2 KΩ resistor.</li> </ul>		
E12, E13	HS_FREQ[1:0]	<p><b>For hotswap:</b> Depending on the primary PCI bus frequency:</p> <ul style="list-style-type: none"> <li>00 = PCI Mode, 33 or 66 MHz <b>(Default)</b></li> <li>01 = PCI-X 66 MHz</li> <li>10 = PCI-X 100 MHz</li> <li>11 = PCI-X 133 MHz</li> </ul> <p><b>Not using hotswap:</b> Tied low to GND.</p>	<ul style="list-style-type: none"> <li>Valid only when HS_SM = 1.</li> <li>0 = Tie low to GND.</li> <li>1 = Pull up to 3.3 V through an external 8.2 KΩ resistor.</li> </ul>		

Table 2. Signals Connection Checklist (Sheet 5 of 11)

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
Hardware Straps		Hardware strapping pins are sampled at the trailing edge of P_RST#.			
T21	S_ARB_DISABLE/ S_ARB_LOCK	<p>S_ARB_DISABLE (sampled on the trailing edge of P_RST#):</p> <ul style="list-style-type: none"><li>To disable the internal secondary arbiter:<ul style="list-style-type: none"><li>Pull up to 3.3 V through an external 8.2 KΩ resistor.</li><li>S_GNT0# becomes the 31154 secondary PCI bus request output, and S_REQ0# becomes the 31154 secondary PCI bus grant input.</li></ul></li><li>To enable internal secondary arbiter:<ul style="list-style-type: none"><li>Pull down to GND through an external 220 Ω resistor. <b>(Default)</b></li></ul></li></ul> <p>S_ARB_LOCK (After trailing edge of P_RST#):</p> <ul style="list-style-type: none"><li>Sampled as 1b, the 31154 internal secondary bus arbiter locks and provides the grant only to itself.</li></ul> <p><b>Note:</b> S_ARB_LOCK has an effect only when the internal arbiter is enabled.</p>	When an internal arbiter is used and 1b is sampled after the trailing edge of P_RST#, the 31154 internal secondary bus arbiter locks and provides grant only to itself.		
V3	S_MAX100	<ul style="list-style-type: none"><li>To limit secondary bus frequency to maximum of 100 MHz:<ul style="list-style-type: none"><li>Pull up to 3.3 V through an external 8.2 KΩ resistor.</li></ul></li><li>To allow secondary bus frequency to exceed 100 MHz:<ul style="list-style-type: none"><li>Pull down to GND through an external 330 Ω resistor. <b>(Default)</b></li></ul></li></ul>			
AA18	OPAQUE_EN	<ul style="list-style-type: none"><li>To enable Opaque Memory Base/Limit Registers to establish private memory space for secondary bus usage:<ul style="list-style-type: none"><li>Pull up through 3.3 V through an external 8.2 KΩ resistor.</li></ul></li><li>To disable Opaque Memory Base/Limit Registers:<ul style="list-style-type: none"><li>Pull down to GND through an external 220 Ω resistor. <b>(Default)</b></li></ul></li></ul>			
AC22	IDSEL_MASK	<ul style="list-style-type: none"><li>To enable device hiding after reset (that is, hide devices number 16–21 from the host):<ul style="list-style-type: none"><li>Pull up to 3.3 V through an external 8.2 KΩ resistor.</li></ul></li><li>To disable device hiding after reset:<ul style="list-style-type: none"><li>Pull down to GND through external 220 Ω resistor. <b>(Default)</b></li></ul></li></ul>	After reset, device hiding can be done through software through the Secondary IDSEL Select Register (Offset 5Ch).		

Table 2. Signals Connection Checklist (Sheet 6 of 11)

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
Y22	DEV_64BIT#	<p>This bit is used by system management software to help the user identify the best slot for an add-in card:</p> <ul style="list-style-type: none"> <li>When the 31154 is installed on an add-in card, and the add-in card implements a 64-bit PCI connector, pull up to 3.3 V through an external 8.2 K<math>\Omega</math> resistor.</li> <li>When the 31154 is not installed on an add-in card, or the add-in card implements only a 32-bit PCI connector, pull down to GND through an external 220 <math>\Omega</math> resistor.</li> </ul> <p><b>(Default)</b></p>			
<b>Serial EEPROM</b>		The 31154 supports glueless interface to an optional 512-Byte serial EEPROM, such as Microwire* Serial ROM by Microchip Technology, Inc., 93LC66A 512x8 serial EEPROM.			
J5	SR_CLK	<p>Serial ROM clock input:</p> <ul style="list-style-type: none"> <li>Connect to the clock input of the EEPROM.</li> <li>NC when EEPROM is not required in design.</li> </ul>			
N5	SR_DI	<p>Serial ROM data input:</p> <ul style="list-style-type: none"> <li>Connect to the DI input of the EEPROM.</li> <li>NC when EEPROM is not required in design.</li> </ul>			
M5	SR_DO	<p>Serial ROM data output:</p> <ul style="list-style-type: none"> <li>Connect to the DO output of the EEPROM.</li> <li>Tie high or pull down to GND when EEPROM is not required in design.</li> </ul>	When an EEPROM is present but register preload is not desired, bit[7:6] of the first byte can be any value except the preload enable value (10b).		
L5	SR_CS	<p>Serial ROM chip select:</p> <ul style="list-style-type: none"> <li>Connect to the Chip Select of the EEPROM.</li> <li>NC when EEPROM is not required in design.</li> </ul>			
<b>JTAG</b>					
F21	TCK	<p>Pull down to GND when not used.</p> <p>See the <i>Intel® 31154 133 MHz Bridge Design Guide (278944)</i> and the <i>Intel® 31154 133 MHz Bridge Specification Update (300826)</i> for details.</p>			
C22	TDI	Pull up to 3.3 V through an external 8.2 K $\Omega$ resistor when not used.			
B23	TDO	NC when not used.			
C23	TRST#	Pull down to GND through an external 1 K $\Omega$ resistor when not used.			
D22	TMS	Pull up to 3.3 V through an external 8.2 K $\Omega$ resistor when not used.			

Table 2. Signals Connection Checklist (Sheet 7 of 11)

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
Power					
AB21	S_VCCA	Connect to 1.3 V supply through a low-pass filter to reduce noise-induced jitter. The 4.7 μF capacitor must be low-ESR solid tantalum; the 0.01 μF capacitor must be of type X7R; and the node connecting VCCPLL must be as short as possible.	<ul style="list-style-type: none"><li>• Ensure that the voltage at the input pin is within S_VCCA min./max. range.</li><li>• For power sequencing, see chapter 6 of the <i>Intel® 31154 133 MHz Bridge Design Guide</i> (278944).</li></ul>		
A21	P_VCCA	Connect to 1.3 V supply through a low-pass filter to reduce noise-induced jitter. The 4.7 μF capacitor must be low-ESR solid tantalum; the 0.01 μF capacitor must be of type X7R; and the node connecting VCCPLL must be as short as possible.	<ul style="list-style-type: none"><li>• Ensure that the voltage at the input pin is within P_VCCA min./max. range.</li><li>• For power sequencing, see chapter 6 of the <i>Intel® 31154 133 MHz Bridge Design Guide</i> (278944).</li></ul>		
D9, D11, D13, D15, F6, F8, F10, F15, F17, G18, H6, H19, J4, J20, K6, L4, L20, N4, N20, R4, R20, R6, T18, T19, U6, V7, V9, V14, V18, W13, Y9, Y11, Y13, Y15	VCC	Connect to 1.3 V supply.			
A8, A12, A22, AC2, AC12, AC16, C5, D5, D7, D17, D19, E4, E20, G4, G20, M1, U4, U20, W4, W20, Y5, Y7, Y17, Y19	VCCP	Connect to 3.3 V supply.			

Table 2. Signals Connection Checklist (Sheet 8 of 11)

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
H23	PVIO	Connect to 5 V or 3.3 V power supply. There is power sequence requirement when P_VIO is not connected to the same power supply as VCCP. Please refer to <a href="#">Note 4</a> in <a href="#">Section 2.0, "Implementation Notes" on page 6.</a>			
T1	SVIO	Connect to 5 V or 3.3 V power supply. There is power sequence requirement when S_VIOS is not connected to the same power supply as VCCP. Please refer to <a href="#">Note 4</a> in <a href="#">Section 2.0, "Implementation Notes" on page 6.</a>			
<b>Miscellaneous</b>					
E5	R_REF	Pull down to GND through an external 30 $\Omega$ 1% resistor.			
C14, AC20	MT0# and MT1#	Pull up to 3.3 V through an external 8.2 K $\Omega$ series resistor.	<b>Manufacturing use only.</b>		
AA22	RSTV0	Tie to GND through a 0 $\Omega$ external resistor.			
AC7	RSRV1	Tie to GND through a 0 $\Omega$ external resistor.	<b>Manufacturing use only.</b>		
R18	S_M66EN	Meaningful only when S_PCIXCAP is connected to GND (that is, secondary PCI bus in legacy PCI mode): <ul style="list-style-type: none"> <li>Design without secondary PCI slot: <ul style="list-style-type: none"> <li>When the secondary PCI devices (and loading) support 66 MHz PCI bus, pull-up to 3.3 V through a 8.2 K<math>\Omega</math> series resistor.</li> <li>When the secondary PCI devices (and loading) do not support 66 MHz PCI bus, tie this pin to GND.</li> </ul> </li> <li>Design with secondary PCI Slot: <ul style="list-style-type: none"> <li>When the onboard PCI devices do not support 66 MHz PCI bus, GND this pin.</li> <li>When the onboard PCI devices do support 66 MHz PCI bus, connect this pin to M66EN (Pin49B) of the PCI connector.</li> </ul> </li> </ul>	Refer to the <i>PCI-X Addendum to the PCI Local Bus Specification</i> , revision 1.0b, Table 6-1.		

Table 2. Signals Connection Checklist (Sheet 9 of 11)

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
R23	S_PCIXCAP	<ul style="list-style-type: none"> <li>Design without secondary PCI slot: <ul style="list-style-type: none"> <li>When there is at least one legacy PCI device on the secondary PCI bus, tie this pin directly to GND.</li> <li>When there is at least one PCI-X device that supports only maximum PCI-X 66 MHz on the secondary PCI bus, pull down to GND through a 10 K<math>\Omega</math> series resistor.</li> <li>When all secondary PCI-X devices (and the bus loading) support PCI-X 133 MHz, leave this pin unconnected (except for decoupling capacitor).</li> </ul> </li> <li>Design with secondary PCI slot: <ul style="list-style-type: none"> <li>When there is at least one on-board legacy PCI device on the secondary PCI bus, tie this pin directly to GND.</li> <li>Otherwise, pull up to 3.3 V through a 10 K<math>\Omega</math> resistor and connect this pin to PCIXCAP (Pin B38) of the PCI connector (assuming bus loading supports up to PCI-X 133 MHz).</li> </ul> </li> </ul>	Refer to the <i>PCI-X Addendum to the PCI Local Bus Specification</i> , revision 1.0b, Table 6-1.		
E15	NT_MASK#	<ul style="list-style-type: none"> <li>When forced retirement of the 31154 internal request queues and data buffer is not desired in the application, this pin must be pulled up to 3.3 V through an 8.2 K<math>\Omega</math> resistor.</li> <li>When forced retirement of the 31154 internal request queues and data buffer is desired in the application, this pin must be connected to external logic (or using the 31154 GPIO) that drives this pin low when masking new transaction is desired.</li> </ul>	<ul style="list-style-type: none"> <li>When NT_MASK# is asserted, it must not be de-asserted until the QE pin is asserted.</li> <li>NT_MASK# must not be reasserted until the QE pin is cleared.</li> <li>Setting New Transaction Mask bit to 1b in VCR0 has the same effect as asserting NT_MASK#.</li> </ul>		
D3	QE	Depends on application. This is an output signal that indicates the state of the 31154 internal request and data queues. When at logic level high, this signal indicates that the 31154 internal queues are completely empty. NC when not used.	The state of this output is valid only when the NT_MASK# pin is asserted.		
C1	SCAN_EN	For normal operation, tie low to GND. <b>(Manufacturing use only.)</b>			
W22, Y21, AA4, Y23	TMODE[3:0]	For normal operation, tie to 0000 or 0111. <b>(Manufacturing use only.)</b>	0 = Pull down to GND. 1 = Pull up to 3.3 V through an external 8.2 K $\Omega$ resistor.		

Table 2. Signals Connection Checklist (Sheet 10 of 11)

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
Pull Up 64-bit extension signals					
K4, K3, K2, L3, L2, R1, M3, M2, N3, N2, U1, P4, W1, P3, Y1, P2, R3, R2, T3, T2, U3, U2, V4, V2, Y3, Y6, AA5, AA6, AB6, AA7, AB7, AB8	S_AD[63:32]	Pull up to 3.3 V through external resistors.	See <a href="#">Note 1</a> and <a href="#">Note 2</a> in <a href="#">Section 2.0</a> , “Implementation Notes” on page 6		
AC8, AA11, AB10, Y10	S_CBE[7:4]#	Pull up to 3.3 V through external resistors.	See <a href="#">Note 1</a> and <a href="#">Note 2</a> in <a href="#">Section 2.0</a> , “Implementation Notes” on page 6		
AB13	S_REQ64#	Pull up to 3.3 V through external resistors.	See <a href="#">Note 1</a> and <a href="#">Note 2</a> in <a href="#">Section 2.0</a> , “Implementation Notes” on page 6		
AA8	S_ACK64#	Pull up to 3.3 V through external resistors.	See <a href="#">Note 1</a> and <a href="#">Note 2</a> in <a href="#">Section 2.0</a> , “Implementation Notes” on page 6		
PCI Control Signals					
AA14, AC19, Y14, AB20, AC21, AB17, AB19	S_FRAME#, S_IRDY#, S_TRDY#, S_STOP#, S_DEVSEL#, S_PERR#, S_SERR#,	Pull up to 3.3 V through external resistors.	See <a href="#">Note 1</a> and <a href="#">Note 2</a> in <a href="#">Section 2.0</a> , “Implementation Notes” on page 6		



**Table 2. Signals Connection Checklist (Sheet 11 of 11)**

Pin Location	Signals	Recommendations	Comments	Compliance	
				Yes ✓	No ✓
Secondary REQ#					
AA23, AA2, W2, AB3, AB5, AC3, W5, T5, W15, AA19	S_REQ[8:1]#, S_REQ0#/BR_GNT#, S_GNT0#/BR_REQ#	Pull up to 3.3 V through external resistors when either internal or external arbiter is used.	See <a href="#">Note 1</a> and <a href="#">Note 2</a> in <a href="#">Section 2.0</a> , “Implementation Notes” on page 6		
Secondary GNT#					
AB1, Y2, AC5, AB4, AC4, U5, R5, V17	S_GNT1#, S_GNT2#, S_GNT3#, S_GNT4#, S_GNT5#, S_GNT6#, S_GNT7#, S_GNT8#	<ul style="list-style-type: none"><li>• Connect to GNT# input of the PCI devices on the secondary PCI bus.</li><li>• NC when S_GNT# is not used.</li></ul>			

**Table 3. Design Checklist**

Guideline	Compliance	
	Yes	No
<b>Secondary IDSEL</b>	The 31154 converts a Type 1 configuration access on its primary PCI bus to Type 0 configuration on its secondary PCI bus when necessary.	
Only S_AD[31:17] is used to connect to the IDSEL of the PCI devices on the secondary PCI bus.		
S_AD[31:17] is connected to IDSEL of secondary PCI bus through an external 2 KΩ series coupling resistor for a PCI-X system.		
<b>Power Sequencing</b>		
For power sequencing, see Section 6.2 of the <i>Intel® 31154 133 MHz Bridge Design Guide (278944)</i> .		
<b>Secondary REQ# and GNT# – Internal secondary arbiter is used</b>		
S_REQ[8:1]#, S_REQ0#/BR_GNT# and S_GNT0#/BR_REQ# are pulled up to secondary VIO voltage through external 8.2 KΩ resistors.		
<b>Secondary REQ# and GNT# – External secondary arbiter is used</b>		
S_REQ0#/BR_GNT# is connected to external arbiter's GNT# output pin.		
S_GNT0#/BR_REQ# is connected to external arbiter's REQ# input pin.		

§ §

**THIS PAGE INTENTIONALLY LEFT BLANK**